Average Design Verification Engineer with Verilog Skills Salary in Toronto, Ontario

Annual Base Salary - $95,400.00/year

The average annual salary of Design Verification Engineer is $95,400.00

$82,080.00
Low
$95,400.00
Average
$123,900.00
High

The starting salary of Design Verification Engineer is between $69,768.00 and $82,080.00 whereas the maximum salary range is between $123,900.00 and $142,485.00.

Minimum Annual PayMaximum Annual Pay
$69,768.00$142,485.00
Bonus Range: Tooltip
$0.00 - $9,810.00
$0.00
$142,485.00
promotional offer
  • Currency : CAD
  • Annual Salary : $95,400.00
  • Weekly Pay : $1,731.00
  • Fortnightly Salary : $3,462.00
  • Monthly Salary : $7,500.00

Design Verification Engineer Salary Comparison by Gender

Female
Male

This pie chart demonstrates the gender share for Design Verification Engineer. As indicated, the golden colour represents the percentage share for women and the green represents the percentage share for men.

As shown via chart, male employees are involved 100% in contrast with female who possibly are not a part of this profession.

Job hunters also viewed these Salaries