Average Design Verification Engineer with Verilog Skills Salary in Vancouver, British Columbia
The average annual salary of Design Verification Engineer is $89,250.00
The starting salary of Design Verification Engineer is between $67,414.00 and $79,310.00 whereas the maximum salary range is between $108,070.00 and $124,281.00.
| Minimum Annual Pay | Maximum Annual Pay |
|---|---|
| $67,414.00 | $124,281.00 |
- Currency : CAD
- Annual Salary : $89,250.00
- Weekly Pay : $1,635.00
- Fortnightly Salary : $3,269.00
- Monthly Salary : $7,083.00
Design Verification Engineer Salary Comparison by Gender
This pie chart demonstrates the gender share for Design Verification Engineer. As indicated, the golden colour represents the percentage share for women and the green represents the percentage share for men.
As shown via chart, male employees are involved 100% in contrast with female who possibly are not a part of this profession.
Prominent Skills Affecting Design Verification Engineer Salary
The bar graph data indicates the importance of specific skills which can have a direct impact on Design Verification Engineer's salary. It clearly highlights the skills needed for a post of Design Verification Engineer when hired by an employer. The skill that is required for Design Verification Engineer is Verilog VHDL that affects the salary by 2%.
Job hunters also viewed these Salaries
- Customs Compliance Specialist $0.00 to $71,450.00
- Credit / Collections Officer $0.00 to $65,182.00
- Design Verification Engineer $0.00 to $84,111.00
- Executive Director, Non-Profit Organization $52,326.00 to $130,295.00
- Director of Operations $0.00 to $101,844.00
- Customs Compliance Specialist $40,928.00 to $65,148.00
- Credit / Collections Supervisor $35,802.00 to $79,362.00
- Customs Broker $0.00 to $53,406.00
- Credit / Collections Director $0.00 to $136,528.00
- Engineering Manager $76,398.00 to $194,293.00
- Design Engineering Manager $66,938.00 to $163,852.00
- Executive Director $42,747.00 to $135,378.00